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ABSTRACT
The design of radio-frequency (RF) integrated circuits (ICs) in deep-submicron CMOS processes requires accurate and
scalable compact models of the MOS transistor that are valid in the GHz frequency range and beyond. Unfortunately, the
currently available compact models give inaccurate results if they are not modified adequately. This paper presents the
basis of the modeling of the MOS transistor for circuit simulation at RF. A physical and scalable equivalent circuit that
can easily be implemented as a Spice subcircuit is described. The small-signal and noise models are discussed and mea-
surements made on a 0.25µm CMOS process are presented that validate the RF MOST model up to 10GHz.
I. INTRODUCTION
Today, deep-submicron CMOS processes typically reach the 50 GHz  region and offer low noise figures [1], making
them a serious alternative for RF circuits integration for applications in the GHz frequency range. In addition, CMOS
offers VLSI capabilities allowing for a high level of integration. The feasibility of RF CMOS circuit integration has
clearly been demonstrated. There is no doubt that in the coming years new wireless products will appear with CMOS as
the technology used for the integration of the RF portion. Nevertheless, the design of RF circuits for real products
remains a challenge due to the strong constraints on power consumption and noise that leave very little margins. It is
therefore crucial to be able to accurately predict the performance of RF CMOS circuits. Although good results can be
obtained at low frequency (typically below 100 MHz), the simulation of RF circuits in the GHz frequency range with the
available compact MOS models such as BSIM3v3 [2], MOS Model 9 [3] or EKV [4] without consideration of all the par-
asitic components, gives inaccurate or even wrong results. These models have therefore to be enhanced in order to be
used for RF CMOS IC design.
This paper describes the basis of MOST modeling for circuit simulation at RF. Section II presents the modeling of the
MOS transistor at RF with emphasis on the small-signal operation in strong inversion and in saturation. Section III dis-
cusses the noise properties of the MOST at high-frequency (HF).
II. SMALL-SIGNAL MODEL
A cross-section of a single finger MOS transistor is presented in Fig. 1 together with the corresponding simplified equiv-
alent circuit [5]. The latter accounts for the most important physical effects and therefore represents a good trade-off
between accuracy and complexity. It has proven to be sufficient for most RF circuit simulations [5]. It can easily be
implemented in a Spice simulator as a sub-circuit (SUBCKT), where all the extrinsic components are pulled out of the
MOS transistor compact model, so that the MOS transistor symbol only represents the intrinsic part of the device. This
allows to have access to internal nodes and model extrinsic components such as series resistances and overlap capaci-
tances in a different way than what is available in the complete compact model. The source and drain series resistors are
added outside the MOS model since the series resistances internal to the compact model are only “soft” resistances
embedded in the expression used to calculate the drain current to account for the dc voltage drop across the source and
drain resistances. They do not add any poles and are therefore invisible for ac simulation. The gate resistance is usually
not part of the MOST compact model, but plays a fundamental role in RF circuits and has therefore to be added too.
The substrate resistors ,  and  have been added to account for the signal coupling through the substrate [5].
At HF, the impedances of the junction capacitances become small enough so that the RF signal at the drains couple to the
nearby source diffusions and to the bulk through the junction capacitances and the substrate. The doping levels of deep-
submicron CMOS processes are sufficiently high so that the substrate can be considered as purely resistive in the GHz
frequency range. Resistance  represents all the coupling occurring from drains to sources, whereas  and 
correspond to the coupling from source and drain to bulk.  is the result of the parallel connection of all the individ-
ual source-to-drain resistances corresponding to each finger.  and  also result from the parallel connection of all
individual source-to-bulk and respectively drain-to-bulk resistances. Their scaling strongly depends on the geometry of
the bulk contact.
The source-to-bulk and drain-to-bulk diodes are also part of the compact model but their anodes are connected to the
same substrate node. The diodes internal to the compact model are therefore also turned off and two external diodes 
and  are added in order to account for the substrate resistance  existing between the source and the drain diffu-
sions.
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The quasi-static (QS) small-signal circuit corresponding to the equivalent circuit shown in Fig. 1 in saturation is depicted
in Fig. 2 together with the definition of the voltage-controlled current sources (VCCS)  and . The capacitances
,  and  represent the sum of the intrinsic and overlap capacitances, whereas  and  correspond to the
sum of the intrinsic and junction capacitances. The slope factor  used in Fig. 2 is equal to
 and depends on the gate-to-bulk voltage [6][7]. It typically ranges from 1.6 in weak inver-
sion to 1.3 in strong inversion for an n-channel transistor (1.4 to 1.2 for p-channel) [6][7]. The gate transadmittance is
given by
(1)
where the bias-dependent time constant  is related to the transcapacitances and transconductances according to
. (2)
The subcircuit of Fig. 1 has been used to build a scalable RF MOS model using adequate scaling rules [5][8]. The com-
pact model EKV v2.6 has been chosen for the intrinsic part (Mi in the schematic of Fig. 1). The Y-parameters have been
obtained from the measured S-parameters after a two-step de-embedding procedure. DC parameters, including the drain-
to-source series resistance parameter , have been extracted from dc measurements. Most parameters specific to the
RF part have been extracted using the methodology presented in [8]. A comparison between measured and simulated Y-
parameters versus frequency is presented in Fig. 3. The simulations show a very good match with measurements includ-
ing the output admittance . Note that the discrepancies in  are not critical since  is dominated by its
imaginary part corresponding approximately to . Similar results have been obtained for other operating points and
other device geometries using the same scalable model [5].
The performance of RF devices is often evaluated by looking at their transit frequency  which is given by
(3)
where  is the total gate capacitance. Since  is proportional to  and  is propor-
tional to ,  is inversely proportional to . Note that this is only true at low lateral electrical field where there
is no velocity saturation. If the carriers’ velocity is saturated, the  then only scales as .
The transit frequency  measured for two n-channel transistors having different gate length are plotted in Fig. 4 versus
the inversion factor , where  is the specific current delimiting the regions of weak and strong
inversion with  [7]. The inversion factor is a useful way to characterize the state of inversion of the channel
of a MOST in saturation: it is much larger than one in strong inversion, close to unity in the moderate inversion and much
smaller than one in weak inversion [7]. Note that  depends on the transistor geometry according to
 [7]. The measurements are compared to simulations using the subcircuit of Fig. 1 with EKV v2.6
for the compact model. The simulation results agree well with the measured data over a wide bias range. The peaking of
 is due to the transistor leaving saturation and entering into the triode region. At this point the transconductance starts
to saturate or even decrease while the gate-to-drain intrinsic capacitance starts to increase making the  reach a maxi-
mum and then sharply decrease.
III. NOISE MODEL
The different noise sources in the MOS transistor are shown in Fig. 5 together with their power spectral densities (PSD).
They include: the noise at the drain , composed by the channel thermal noise  and the flicker noise
, the terminal resistances thermal noise , ,  and the substrate resistances ther-
mal noise ,  and . The flicker noise mainly affects the low-frequency performance of the device and
can be ignored at high-frequency. In addition to the channel thermal noise at the drain, at high frequency the local noise
sources within the channel are capacitively coupled to the gate and generate an induced gate noise  [6][9].
Although all the noise sources contribute to the total noise at high-frequency, the dominant contribution still comes from
the channel thermal noise having a PSD given by [6][7]
(4)
where  is the Boltzman constant and  the absolute temperature in K.  is the channel thermal
noise conductance,  the source transconductance (which reduces to the channel conductance in the linear region). 
is a bias dependent noise excess factor, which for long-channel devices is equal to unity in the linear region. In saturation
 is defined as  and it varies from  in weak inversion to  in strong inversion [6][7].  is related to another
factor defined as [9]
. (5)
 is a good figure of merit to compare the thermal noise performance of different transconductors.  is propor-
tional to  and is typically equal to unity in strong inversion. For short-channel devices,  ( ) might become
larger than the long-channel value  ( ). This is due to velocity saturation and hot electrons [9][11].
At high-frequency, the local channel voltage fluctuations due to thermal noise couple to the gate through the oxide capac-
itance and cause an induced gate noise current to flow [6][9]. In saturation, this noise current can be modeled by a noisy
current source  connected in parallel to  and having a PSD given by [10]
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where  is a bias dependent factor that is equal to  for a long-channel device in saturation and 
[5][10]. Since the physical origin of the induced gate noise is the same as for the channel thermal noise at the drain, the
two noise sources  and  are partially correlated [9][10]. For a long-channel transistor in strong inversion and in
saturation, the correlation coefficient is  with  [9][10]. For short-channel devices, device noise simula-
tions have shown that the correlation factor  remains mainly imaginary with a value slightly smaller than the long-
channel value [12][13]. The induced gate noise is not implemented in compact models yet (except for MOS Model 9 that
includes the induced gate noise but without the correlation).
As shown in Fig. 6, a noisy twoport can be represented by the same noiseless twoport and an input noise voltage source
 having a PSD  and an input noise current source  having a PSD .  and  depend on
the internal physical noise sources and are therefore generally correlated. This correlation is accounted for by the correla-
tion admittance  defined as
. (7)
A complete description of the noise always requires four parameters: , ,  and . The noise parameters can be
evaluated from a simplified small-signal circuit where it is assumed that  and  leading to a
single substrate resistance . The capacitances  and  are also neglected resulting in
(8)
where .  is the noise PSD of the gate resistance normalized to the input referred channel noise and
 is the ratio of the output referred substrate resistance noise PSD to the output referred channel noise
. (9)
Parameters  and  in (8) account for the induced gate noise and its correlation to the drain noise according to
. (10)
Both variables  and  reduce to unity when the substrate noise and the induced gate noise are ignored. Eqn. (8) shows
that the induced gate noise does not affect , but contributes to ,  and  through the factors  and . On the
other hand, substrate noise may typically contribute to 20% of  whereas  typically contributes to about 5%. The
numerical values given in (10) correspond to a long-channel device in strong inversion and in saturation with ,
 and .
The HF noise is often characterized by a set of four other parameters, namely: the minimum noise factor  (or mini-
mum noise figure ), the input referred noise resistance  and the optimum source admittance
 for which the minimum noise figure is obtained. Parameters ,  and  can be
expressed in terms of the twoport noise parameters , ,  and 
. (11)
 and  can written in terms of device parameters as
. (12)
From (12), it is seen that the source susceptance required for noise matching is about 1.1 times larger than that required
for power matching. For ,  simplifies to
. (13)
It can be shown that  and  are both strongly sensitive to  and to the induced gate noise, but not to  nor
to the correlation coefficient . on the other hand,  is not sensitive to  and  nor to the induced gate noise
but it is strongly dependent on .
IV. CONCLUSION
A simple scalable RF MOS model that can easily be implemented in a Spice subcircuit has been presented. It includes
important effects such as gate resistance, intra-device substrate coupling, thermal noise and induced gate noise. The
model has been successfully validated over frequency up to 10 GHz, over geometry and over bias on a 0.25 µm CMOS
process for both n- and p-channel devices.
For some RF applications in the GHz range using future deep-submicron processes, it may be advantageous to move the
operating point of the RF devices from strong inversion to moderate inversion to take advantage of the higher 
ratio and therefore of the higher current efficiency and benefit from the lower electrical fields within the transistor. This
avoids velocity saturation and hot carriers effects, resulting in smaller excess noise factor . It also allows to take full
advantage of the  scaling of the transit frequency compared to the  scaling when velocity saturation is present.
Finally, moderate inversion also better accommodates the more and more stringent low-voltage constraint.
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Fig. 1: Single finger RF-MOS transistor cross-section and equivalent 
circuit.
Fig. 5: Noise sources in the MOS transistor.
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Fig. 2: Simplified equivalent small-signal circuit (in saturation).
Fig. 3: Comparison between the measured, simulated and analytical Y-
parameters (n-channel, , ,  and 
).
Fig. 4: Transit frequency  vs. inversion factor for two different 
transistors.
Fig. 6: ABCD-parameter representation of a noisy twoport.
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